

DATE	REVISION NUMBER	INITIALS	DESCRIPTION
24/05/10	Ver 0.1		change SDRAM and RAM change xz1401 to AP1509 change ethernet to H86201c add 12 position screw terminal add ESD protection (e.g. 2xMAX3206E) del LAN add SIN and SOUT to CON5 change LED1 and LED2 to CON5 change 5V insteagd 3.3V for MAX3206E change vin to 7.5v -15V add Vin to CON5 change GPIO8 connect to reset button add LED 5pcs
28/05/10	Ver 0.2		change vesd05a6-ha3 for ESD add R41 from GPIO4 to 3.3v
28/05/10	Ver 0.3		Del R41
25/06/10	Ver 0.4		Del LED1
2/07/10	Ver 0.5		change Vin to SW_Vin      change CON4 CON5
25/11/10	Ver 0.6		change VR1 to mc33269dt-5.0 change RJ45 to RJ111BE provide pads on SON1-SON12 to load a small cap in parallel to GND
	Ver 0.6		Rename LED2 to LED Add 0 ohm resistor in series between the SW_VIN line and pin 16 on CON5 add a Schottky between SW_VIN and the LDO input Add L8 and L9 for EMI Del U15 and U16 add R26 R27 R28 R29





# Dragino Ver 0.6

PRELIMINARY

Released under the Creative Commons Attribution Share-Alike 3.0 License  
<http://creativecommons.org/licenses/by-sa/3.0/>

Dragino design by:  
 Dragino R&D team [dragino.com]  
 Bart Van Der Meerssche [flukso.net]  
 David Rowe [rowetel.com]








Dragino Technology Co., Ltd				Title Dragon Board	
Date	25/11/2010	Size C	Rev	0.6	Sheet
			1 of 4		DWG NO




Memory Interface  
CONNECT SD\_CLK\_FB AT  
HALF WAY POINT OF SD\_CLK

Vin = 7.5V to 15V

**3.3V REGULATOR**






ANT2  
PRINTED




ETH_MDC	AA13	MDC
ETH_MDIO	AA14	MDIO
ETH_RXD0	AB16	RXD0
ETH_RXD1	AB17	RXD1
ETH_RXD2	AA17	RXD2
ETH_RXD3	AB18	RXD3
ETH_RXC	AB14	RXC
ETH_TXD0	AB21	TXD0
ETH_TXD1	V22	TXD1
ETH_TXD2	AA19	TXD2
ETH_TXD3	AB19	TXD3
ETH_TXC	AA15	TXC
ETH_RXDV	AB15	RXDIV
ETH_TXEN	AA18	TXEN
ETH_COL	AA12	COL
ETH_CRS	AB16	CRS
ETH_RXER	AB19	RXER
ETH_RESET1	AB13	/RESET
CLK_25	AA11	CLK_25

AR2317

### MII Interface



**NOTES:**  
 CFG0 = 0, MII INTERFACE (DEFAULT)  
 CFG0 = 1, SMI INTERFACE



### AUTO MDIX

